Abstract-A test-chip in a low-power 45nm technology, featuring uniaxial strained Si, has been built to study variability in CMOS circuits. Systematic layout-induced variation, die-to-die (D2D), wafer-to-wafer (W2W) and within-die (WID) variability has been measured and analyzed. Delay is characterized using an array of ring-oscillators and transistor leakage current is measured with an on-chip ADC. Results show that systematic variations are small and layout-induced variation is dominated by strain effects.
I. INTRODUCTION Scaling of deep-submicron CMOS devices has increased the impact of process variability on circuits, to the point where it is likely to be the main technological barrier to further scaling. Shrinking of critical dimensions has been possible due to advances in lithography. Resolution enhancement techniques such as optical proximity correction (OPC), phase shift masks, double patterning and immersion lithography have contributed to the ability to scale to the present 45nm node and beyond. In addition, performance enhancing techniques such as the use of strained-Si have been introduced. These techniques have, however contributed to an already complex manufacturing process and compounded the sources of process variability. To mitigate systematic poly-Si density effects on devices, restricted design rules and more complex OPC have been introduced.
In this work, we characterize variability in a modern 45nm process and compare it with a previous 90nm process [1] . We also evaluate the nature of systematic variations in the presence of OPC and restricted layout design rules. Table 1 summarizes several techniques used in the lowpower 45nm process [2, 3, 4] . Transistor channels are oriented in the <100> direction, which increases PMOS transistor mobility and makes it insensitive to stress. The use of subatmospheric chemical vapor deposition oxide (SACVD) for trench isolation further reduces stress effects. Instead of a strong compressive strain, these trenches now exert a weak tensile strain on the transistors. Strong uniaxial tensile strain is created by the nitride layer in order to increase NMOS mobility. Resolution is enhanced with immersion lithography and low-k dielectric is used for the copper interconnects. Strain induced by the shallow trench isolation (STI) and the contact etch stop layer (CESL) nitride are layout dependent and are investigated in the test chip.
II. LOW-POWER 45NM STRAINED-SI PROCESS
III. TEST CHIP To characterize variability and evaluate the impact of layout-induced variations in the process, a 45nm test-chip has been designed that contains an array of structures with different layout styles. Sixteen layout styles were created to study the effects of layout. These are shown in Figure 1 and described in Table 2 . Layouts P1, P2, P3, P4 vary the spacing of the poly-Si nearest to the transistor's gate. SP1, SP2, SP3 vary the distance of the poly-Si that is the second nearest neighbor to the gate. S1, S2 are layouts that are symmetrical to each other. D1 has a longer source/drain (S/D) diffusion area than P3, which has been observed to cause different strain in a transistor [5] . M1 has metal-2 coverage over its gate which has been shown to cause different annealing temperatures [6] and T1 has neighboring poly at the ends of its gate. R1, R2 and R3 have regular poly pitches that vary from minimum to maximum. NSTI is the same as R1 except that there is no STI and isolation is achieved by turning off the adjacent transistors [7] . In addition, in layout V1 the inverters of a RO are placed in the vertical direction instead of the horizontal direction as illustrated in Figure 2 .
The die photo of the chip is shown in Figure 3 . The array contains 18 x 16 tiles, each tile contains 17 ROs and 17 NMOS and PMOS transistors with V GS =0 in each of the 17 layouts. The measurement circuits in this chip have been adapted from [1] . In the RO array, row and column bits from a scan-chain enable the RO of interest and select the multiplexer to output its RO frequency which is multiplexed out to a row divider and further divided down before being output to a pad. A local divide-by-2 circuit within each RO allows for the use of small number of stages (13) by reducing the frequency of the signal that is multiplexed out.
PMOS (I LEAKP ) and NMOS (I LEAKN ) leakage currents are measured using current integrators. I LEAKP measurement is described in Figure 4 . Switches P1, P2 and P1b choose the currents of interest to integrate. During integration, the output (Vout) of the op-amp will ramp down. As it passes the threshold voltages of on-chip comparators, start and stop signals are generated. By timing the interval between these signals the currents are measured. In this chip, 1.8V thickoxide transistors are used for all analog components. IV. MEASUREMENT RESULTS Measured data shows several important trends. Systematic layout-induced variations, in particular those related to poly-Si density, are significantly reduced in this early 45nm process compared to the early 90nm process. Variations due to strain and other factors are now dominant. Finally, random WID variation has increased proportionally to transistor area reduction, while systematic D2D variation has decreased. Table 3 compares the results of this work with the previous 90nm test-chip [1] . Figure 5 plots the RO frequency distribution for 4 layouts. Each colored histogram represents the distribution for a die and the overall distribution is plotted as a continuous curve. Measured results of 22 dies from two wafers are plotted. Only the histograms of the fastest and slowest die from each wafer are shown. Vertical lines labeled SS and TT represent simulation results from the extracted layout for SS and TT corners. For each layout, there is a shift of ~2.5% in frequency between the mean of the 2 wafers. D2D 3 × standarddeviation/mean (3*σ/µ) is shown in Figure 6 . It varies from 6.5% to 7.5% for the 2 wafers and overall D2D variation was 8.5% for all the layouts except for the vertically placed layout V1. In the 90nm test-chip, D2D variation for 36 dies on 1 wafer was 15% in a radial slope. Figure 7 plots the WID mean and σ/µ of the RO frequency for each of the 22 dies as a function of the layout configuration. The mean frequency has been normalized to the SS corner in order to compare differences in layouts that have not been captured by the layout extraction. WID variation is approximately 2.2% which is more than twice that in 90nm (σ/µ ~ 1%). This is consistent with the transistor area reduction by a factor of 4 between the two processes.
A. W2W, D2D, WID Variations
Systematic variations in the mask are investigated by normalizing the data of each chip to zero mean and unity standard deviation and averaging the normalized data from 22 chips to remove random variations. Figures 8a and 8b plot the mean frequency for each column and each row respectively. No significant systematic variation was found, partially due to the fact that random WID variation has increased. Finally, there is no significant spatial correlation in the measurements.
B. Layout Effects
Measurement results show systematic variations for different layouts that are not captured by the layout extraction tool. The explanations that we propose for the observations are plausible but by no means exact.
In the following analysis, RO frequencies are normalized to the SS corners in order to remove the differences in parasitics that are captured by the layout extraction. Leakage currents are not aligned with the corners as they are independent of parasitics. Distributions of normalized frequency and normalized leakage in the log domain are plotted in figures 9, 10 and 11. Measured results show that the impact of layout on performance is small. 2% shift in frequency (∆F = 2%) exists due to proximity of poly-Si. The most significant effects were due to a larger S/D area (∆F = 5%) and the removal of STI (∆F = 3%). Figure 9 shows the distributions for 4 layouts with different poly-Si gate pitches. Maximum systematic shift in frequency is ~ 2%. Leakage currents also experience small systematic shifts. This effect could be due to small gate-length (L) variations and layout dependent variation of the strain caused by the CESL. PMOS transistors have a sharper V T rolloff and hence PMOS leakage currents are more sensitive to L variation. An isolated gate will generally experience more strain from the CESL. In the plot of PMOS leakage, poly density induced L variation is observed. The P2 layout on the second row likely has a shorter gate length than the others resulting in increased PMOS leakage. The effect on NMOS leakage is weaker and is completely compensated by the CESL stress. As the poly-Si pitch increases, more tensile stress is applied, increasing the mobility of NMOS transistors and raising the amount of NMOS leakage thereby offsetting the effect of increased gate length. PMOS leakage is not affected since it is insensitive to stress in a <100>-oriented channel. At the same time, RO frequency also increases and this offsets the effect of a longer L. extraction. After normalization, the layout with larger S/D area is 5% faster, while the leakage currents remain approximately unchanged. This can be explained by the fact that a larger S/D area will allow the CESL to exert more tensile strain on the transistors, thereby increasing the mobility of the NMOS transistors and resulting in faster RO. Since mobility varies linearly with leakage current, its effect on leakage current in the log scale is small. Figure 11 compares the layouts with and without STI. The layout without STI is slower by around 3% and has higher PMOS leakage current likely due to the effect of L variation on PMOS leakage. As this process uses SACVD trench oxide that generates a low tensile strain, STI stress increases the mobility of NMOS transistors and causes the layout with STI to be faster, thereby compensating the effect of L. Variation in L could be due to the STI step that causes unevenness on the surface of the chip.
V. CONCLUSION Restricted design rules reduce the layout induced performance variations by limiting the variations in poly density. We have measured only 2% frequency shifts due to proximity effects. However, other layout-induced variations due to CESL and STI stress have become more significant and are added on to the total variation.
Measurements show a trend towards less systematic but more random variations. From 90nm to 45nm, random WID variation has more than doubled whereas systematic D2D variation has decreased.
